Geometric Series on Fourier Cosine-Sine Transform
نویسندگان
چکیده
منابع مشابه
Fractional Fourier Integral Theorem and Fractional Fourier Sine and Cosine Transform
FRACTIONAL FOURIER INTEGRAL THEOREM AND FRACTIONAL FOURIER SINE AND COSINE TRANSFORM Saleem Iqbal, S.M. Raza, * LalaRukh Kamal and Farhana Sarwar Department of Mathematics/Physics, University of Balochistan, Quetta, Pakistan e-mail: fs1005,saleemiqbal81,[email protected]. ABSTRACT: The fractional Fourier transform (FRFT) is a generalization of the ordinary Fourier transform (FT). Recently...
متن کاملDiscrete-Cosine/Sine-Transform Based Motion Estimation
A new motion estimation scheme, Discrete-Cosine/SineTransform Based Motion Estimation (DXT-ME) utilizing the principle of orthogonality of cosine and sine functions to estimate, in the transform domain, displacements from the motion information contained in the pseudo-phases of the images of moving objects, is proposed. The computational complexity of this method is only O ( N 2 ) + O d c t for...
متن کاملSignal recognition: Fourier transform vs. Cosine transform
A new feature representation approach, the simultaneous usage of the real and imaginary Fourier components with taking into account the covariance between these components, was compared with the Cosine transform approach for Gaussian recognition. 2003 Elsevier B.V. All rights reserved.
متن کاملQuantum Fast Fourier Transform Viewed as a Special Case of Recursive Application of Cosine-Sine Decomposition
A quantum compiler is a software program for decomposing (“compiling”) an arbitrary unitary matrix into a sequence of elementary operations (SEO). Coppersmith showed that the NB-bit Discrete Fourier Transform matrix UFT can be decomposed in a very efficient way, as a sequence of order(NB ) elementary operations. Can a quantum compiler that doesn’t know a priori about Coppersmith’s decomposition...
متن کاملA Discrete Fourier-Cosine Transform Chip
An 8-point Fourier-cosine transform chip designed for a data rate of 100 Mbits/s is described. The top-down design is presented step by step, including algorithm modification for VLSI suitability, architectural choices, testing overhead, internal precision assignments, mask generation,, and finally, verification of the layout. A high-level language (C) design tool was developed concurrently wit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Advances in Mathematics and Computer Science
سال: 2018
ISSN: 2456-9968
DOI: 10.9734/jamcs/2018/42892